Gate capacitance of back-gated nanowire field-effect transistors by Wunnicke, Olaf
ar
X
iv
:c
on
d-
m
at
/0
60
73
79
v1
  [
co
nd
-m
at.
oth
er]
  1
4 J
ul 
20
06
Gate capacitance of back-gated nanowire field-effect transistors
Olaf Wunnicke
Philips Research Laboratories, High Tech Campus 4, 5656 AE Eindhoven, The Netherlands
Gate capacitances of back-gated nanowire field-effect transistors (NW-FETs) are calculated by
means of finite element methods and the results are compared with analytical results of the “metallic
cylinder on an infinite metal plate model”. Completely embedded and non-embedded NW-FETs are
considered. It is shown that the use of the analytical expressions also for non-embedded NW-FETs
gives carrier mobilities that are nearly two times too small. Furthermore, the electric field ampli-
fication of non-embedded NW-FETs and the influence of the cross-section shape of the nanowires
are discussed.
PACS numbers: 41.20.Cv, 85.35.-p, 85.30.Tv
Semiconducting nanowires (NWs) with diameters from
several nanometers up to around 100nm are currently be-
ing investigating for their potential towards realization
of electronic devices with significantly enhanced perfor-
mance like enhanced carrier mobility. While much effort
is spent on growth and structural characterization, obvi-
ously reliable and accurate electrical characterization is
equally important. For electronic applications the charge
carrier mobility µ is a crucial property. The mobility can
be determined from the linear part of the transconduc-
tance g = dIsd/dUgs measured in a field-effect transistor
device µ = gL2/(CUsd), with L being the channel length,
C the gate capacitance, Usd the source-drain, and Ugs the
gate-source voltage.
In the case of NWs usually back-gated nanowire field-
effect transistors (NW-FETs) are fabricated: [3, 4, 5,
6, 7, 8, 9, 10, 11, 12, 13, 14, 15] a highly doped Si-
substrate and thermally grown SiO2 function as the back-
gate and the gate dielectric, respectively. Then NWs
are transferred on the SiO2 followed by the deposition of
the source and drain electrodes. Such a transistor has
the advantage that it can be processed relatively easily.
However, in practical devices other geometries like the
wrap-around NW-FET will be preferred. A cross sec-
tional view along the NW axis with equipotential lines
due to the gate voltage is shown in Fig. 1(a).
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FIG. 1: Cross section geometry of back-gated NW-FETs
of non-embedded NWs (a) and embedded NWs (b) with
t/R = 6. The lines are on equally separated constant po-
tentials obtained by FEM calculations.
To calculate the gate capacitance, usually the “metal-
lic cylinder on an infinite metal plate model” [1] is used.
[6, 7, 8, 9, 10, 11, 12, 13, 14, 15] The cross section geome-
try and the equipotential lines of this model are depicted
in Fig. 1(b). To use this model, the charge density in
the nanowire is assumed to be so high that the semicon-
ducting NW can be treated as metallic. It was shown
[16] that this approximation yields reasonable results for
GaN NWs with doping concentrations above 1017cm−3.
Additionally, it is assumed that the NW is much longer
than the dielectric layer thickness so that the fringing
capacitance at the source and drain contact can be ne-
glected and that there are no movable charges or defects
in the dielectric layer or at the NW surface. The model
further assumes that the NWs are completely embedded
in the dielectric and posses a circular cross section. The
latter assumptions are reexamined in detail in this paper.
The model yields an analytical equation for the gate
capacitance per unit length
C
L
=
2πǫ0ǫr
cosh−1
(
t
R
) , (1)
with ǫr being the dielectric constant of the embedding
dielectric, t the distance between the metal plate and
the center of the cylinder, and R the radius of the cylin-
der [see Fig. 1(b)]. For x = t/R ≫ 1, the approxima-
tion cosh−1(x) = ln
(
x+
√
x2 − 1
)
≈ ln(2x) can be used.
Equation (1) then reads [2]
C
L
=
2πǫ0ǫr
ln
(
2 t
R
) . (2)
In Fig. 2 the results of Eqs. (1) and (2) are shown. Here
SiO2 is considered as the gate dielectric with ǫr = 3.9.
The relative error by using Eq. (2) is less than 1% for
t/R > 6. Because most NW-FETs have t/R ratios above
six, this approximation yields usually good accuracy.
Equation (1) [6, 7] and Eq. (2) [8, 9, 10, 11, 12, 13, 14,
15] are used to estimate the gate capacitance also in the
case of back-gated NW-FETs in which the NW is lying
on top of the gate dielectric [Fig. 1(a)]. Because of the
missing dielectric material around the NW, it is expected
that both analytical equations give only an upper limit
for the gate capacitance. To examine this in detail, I have
carried out finite element method (FEM) studies [17] of
the gate capacitance.
The FEM results are shown in Fig. 2. For the embed-
ded NWs the numerical results agree very well with the
2FIG. 2: Gate capacitances with SiO2 gate dielectric. Analyt-
ical results for embedded NW-FETs are shown by a dashed
line [Eq. (1)] and by a dotted line [Eq. (2)]. FEM calcula-
tions of embedded and non-embedded NWs are represented
by circles and triangles, respectively. The solid line is a fit of
the numerical results. “t-h approx” marks analytical results
with t approximated by h in Eq. (1) and Eq. (2).
analytical ones using Eq. (1). For small t/R values the
deviation due to the approximation in (2) can be seen.
For the non-embedded NWs, the capacitances are nearly
two times lower than the analytical results for embed-
ded NWs. Thus if Eqs. (1) or (2) are used to determine
the gate capacitance also in the case of non-embedded
NW-FETs, the carrier mobilities are underestimated by
a factor of almost two. This discrepancy is very impor-
tant when the carrier mobilities in NWs are compared
with bulk values. Furthermore, this implies that the gate
coupling of non-embedded NW-FETs can be nearly dou-
bled by packing the NWs completely in SiO2. This has
also a positive effect on the electric field distribution as
will be discussed later.
In literature the weaker gate coupling in case of non-
embedded NW-FETs is taken into account by an empir-
ical effective dielectric constant for SiO2 of ǫr,eff = 2.5
[13, 14] or ǫr,eff = 1.95 [16] in combination with Eq. (2).
In Fig. 2, a fit of the numerical data using an effective
dielectric constant is shown. The fit is carried out for
6 < t/R < 100 and results in ǫr,eff = 2.20 with a relative
deviation of less than 3% in this t/R range. The reason
why the use of an effective dielectric constant works well,
is the relatively small difference between the dielectric
constants of SiO2 and vacuum. This ensures that the
t/R dependence of the gate capacitance is not changed
much and only the gate coupling is reduced.
For comparison, gate capacitances for the high-k di-
electric HfO2 (ǫr = 25) are calculated (Fig. 3). The fit
of the calculated capacitances in the range 6 < t/R < 100
results in an effective dielectric constant of ǫr,eff = 8.5.
But clearly this fit does not describe the gate capac-
itances well. The reason is that the electric field is
changed drastically compared to the embedded case due
to the high dielectric constant. For high-k dielectrics, the
FIG. 3: Gate capacitances with HfO2 gate dielectric. Analyt-
ical results of Eq. (1) (dashed line) and Eq. (2) (dotted line)
lie nearly on top of each other. FEM calculations of non-
embedded NWs are represented by circles. The thick solid
line is a fit of the numerical results. The thin line is a guide
to the eyes.
radius of the NW becomes less important for the gate
capacitance since the electric field gets more and more
confined to the gate dielectric. This results in a weaker
t/R dependence compared with SiO2.
A further point of interest is that much higher elec-
tric fields are reached when the NW is not embedded in
the gate dielectric. The highest electric fields are near
the contact between the NW and the gate dielectric. As-
suming t = 120nm and R = 20nm as in Fig. 1, the
dielectric strength of SiO2 (10
7V/cm) is reached locally
at Ugs = 40V for the embedded NW, but already at
Ugs = 6V for the non-embedded NW. For comparison,
a 100nm thick SiO2 plate capacitor withstands roughly
100V. This is an important issue, especially if the gate
hysteresis [18] and the durability are considered.
To obtain a high on-current in the NW-FET, a homo-
geneously induced charge density on the NW surface is
important. The optimum case is obtained with a wrap-
around NW-FET. In Fig. 4, the induced charge densities
are shown for Ugs = 6V. The charge density of the non-
embedded NW-FET possess the same trend as the em-
bedded one only at a lower level due to the weaker gate
coupling. But at the contact point, the non-embedded
NW shows an even stronger peak than the embedded
NW because of the high electric fields. Importantly, the
maximum amount of charges that can be induced in the
embedded NW-FET is around 12 times higher than in
non-embedded one for the above geometry. This is due
to the higher gate capacitance and due to the higher max-
imum gate voltage. This voltage is scalable, if the t/R
ratio is kept constant.
In addition, in various instances [6, 10, 11, 12, 13, 14]
the distance between the center of the NW and the back
gate t has moreover been approximated by the thickness
of the gate dielectric h = t−R. In Fig. 2, the analytical
values of Eqs. (1) and (2) while using this approximation
3FIG. 4: FEM calculations of the induced charge density in
elementary charges per cm2 on the NW surface for non-
embedded (solid line) and embedded (dashed line) NW-FETs
with R = 20nm, t = 120nm, and Ugs = 6V.
are shown by “t-h approx”. For t/R > 10, the error is
negligible but it becomes large for smaller values. This
can result in values for the gate capacitance that are off
by more than a factor of three.
Usually NWs grow with a non-cylindrical cross section.
The actual shape rather depends on the crystal structure
and the growth direction. For zinc-blende NWs grown in
the [111] direction, a hexagonal cross section is found
while NWs grown in the [001] direction have a square-
like cross section. Furthermore, NWs grown in the [112]
direction with a triangular cross section have been ob-
served. [19] In Fig. 5, the calculated gate capacitances
FIG. 5: FEM calculations of gate capacitances with SiO2 of
non-embedded NWs with hexagonal (red), square-like (blue),
and triangular (green) cross sections (from bottom to top).
The thick lines are fits of the numerical data. The thin lines
are guides to the eyes. R⋆ is the effective radius of a circle
with the same area as the hexagon, the square, or the triangle,
respectively. (color online)
for NWs with these cross sections are shown. To make
the results comparable, I define an effective radius R⋆ as
the radius of a circle with the same area as the hexagon,
the square, or the triangle. The fits are carried out for
6 < t/R⋆ < 100 and result in an effective dielectric con-
stant of ǫr,eff = 2.25 for the hexagonal, ǫr,eff = 2.45 for
the square-like, and ǫr,eff = 2.65 for the triangular cross
section. The higher effective dielectric constants are due
to the larger contact area between these NWs and the
gate dielectric compared to the line contact for NWs with
circular cross section. This effect increases for smaller
t/R⋆ ratios. Because of the sharp corners, the electric
field amplification is an important issue for these cross
sections.
In conclusion, FEM calculations of the gate capaci-
tance of back-gated NW-FETs using SiO2 are discussed.
Compared with the analytical model of completely em-
bedded NWs, the capacitances of non-embedded NWs
are nearly two times smaller. This can be accounted for
by an effective dielectric constant of 2.20 within the ana-
lytical model of embedded NWs. However, for high-k ma-
terials as HfO2 this is not possible and the analytical so-
lution cannot be applied. Due to the electric field ampli-
fication of non-embedded NWs, the dielectric strength of
SiO2 is reached locally at much lower gate voltages than
for the planar geometry. Thus the gate control of the
charge density inside the NW is drastically improved by
embedding the NW. Furthermore, non-embedded NWs
with non-circular cross sections have been considered.
I acknowledge very fruitful discussions with the mem-
bers of the nanowire project team at the Philips Research
Laboratories.
[1] S. Ramo, J.R. Whinnery, and Th. van Duzer, Fields and
waves in communication electronics (Wiley, New York,
1993), Chap. 7.
[2] P.M. Morse and H. Feshbach, Methods of theoretical
physics, (McGraw-Hill, New York, 1953), Chap. 10.
[3] S. De Franceschi, J. A. van Dam, E.P.A.M. Bakkers, L.
F. Feiner, L. Gurevich, and L. P. Kouwenhoven, Appl.
Phys. Lett 83, 344 (2003).
[4] S.J. Tans, M.H. Devoret, H. Dai, A. Thess, R.E. Smalley,
L.J. Geerlings, and C. Dekker, Nature 386, 474 (1997).
[5] M.T. Bjo¨rk, C. Thelander, A.E. Hansen, L.E. Jensen,
M.W. Larsson, L.R. Wallenberg, and L. Samuelson, Nano
Lett. 4, 1621 (2004).
[6] W. Lu, J. Xiang, B.P. Timko, Y. Wu, and C.M. Lieber,
PNAS 102, 10046 (2005).
[7] D. Wang, Q. Wang, A. Javey, R. Tu, H. Dai, H. Kim,
P.C. McIntyre, T. Krishnamohan, and K.C. Saraswat,
Appl. Phys. Lett. 83, 2432 (2003).
4[8] Ph. Avouris, Acc. Chem. Res. 35, 1026 (2002).
[9] T. Kuykendall, P. Pauzauskie, S. Lee, Y. Zhang, J. Gold-
berger, and P. Yang, Nano Lett. 3, 1063 (2003).
[10] B. Lei, C. Li, D. Zhang, Q.F. Zhou, K.K. Shung, and C.
Zhou, Appl. Phys. Lett. 84, 4553 (2004).
[11] W.I. Park, J.S. Kim, G.-C. Yi, M.H. Bae, and H.-J. Lee,
Appl. Phys. Lett. 85, 5052 (2004).
[12] Y. Chi, X. Duan, J. Hu, and C.M. Lieber, J. Phys. Chem.
B 104, 5213 (2000).
[13] R. Martel, T. Schmidt, H.R. Shea, T. Hertel, and Ph.
Avouris, Appl. Phys. Lett. 73, 2447 (1998).
[14] Y.-H. Lee, J.-M. Yoo, D.-H. Park, D.H. Kim, and B.K.
Ju, Appl. Phys. Lett. 86, 033110 (2005).
[15] Y. Cui, Z. Zhong, D. Wang, W.U. Wang, and C.M.
Lieber, Nano Lett. 3, 149 (2003).
[16] D. Vashaee, A. Shakouri, J. Goldberger, T. Kuykendall,
P. Pauzauskie, and P. Yang, J. Appl. Phys. 99, 054310
(2006).
[17] Finite element method calculations are performed using
COMSOL Multiphysics v3.2. The capacitance is calcu-
lated via an integration of the electric field energy density
We (C = 2We/U
2
gs) as well as via an integration of the in-
duced charge density Q on both electrodes (C = Q/Ugs).
[18] M.S. Fuhrer, B.M. Kim, T. Durkop, and T. Brintlinger,
Nano Lett. 2, 755 (2002).
[19] M.A. Verheijen, G. Immink, T. de Smet, M.T.
Borgstro¨m, and E.P.A.M. Bakkers, J. Am. Chem. Soc.
128, 1353 (2006).
